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SUMMARY
The region of weak inversion for MOSFET operation is explored across tem-
perature, application and function. A model has been developed that describes the
first-order behavior of MOSFETs across all regions of operation and has been used
to describe digital electrical behavior, estimate energy consumption, and as the basis
for temperature-robust circuit design. These applications include programmable-
transistor approaches for digital inverters, and programmable switch behavior for
cross-bar switch matrices. Furthermore, the operational bounds of strong inversion
operation are predicted. Finally, the method for describing transistor operation based




The MOSFET has several regions of operation with above-threshold operation being
of primary concern. The region below threshold has generally just been a footnote;
however, subthreshold operation has several desirable characteristics, such as simple
physics, high-transconductance, and “sharp-edge” transitions in digital applications.
In contrast, the temperature dependence of diffusion movement due to the thermal
voltage terms is substantially greater than with super-threshold designs that operate
through drift movement. This work aims to show architectures that are robust to tem-
perature variations through symmetry, as well as integrate floating-gate transistors
for precise programming of currents.
1.1 Subthreshold rises to the top
The digital designer is driven by the incentive of “faster” designs. The megahertz race
of the nineties and naughties, and the constant need for speed driven by the desire for
faster software, has resulted in designers rewarding complexity over simplicity. Tran-
sistor scaling has done an excellent job of giving similar, but not perfectly scaled,
transistor changes with feature size. Regarding scaling, one often hears references to
“Moore’s Law”, but the concept of scaling is generally not understood by those who
casually throw around the term [43]. The idea of scaling and “Moore’s Law” is simply
the fact that more components can be squeezed onto an area of silicon. Previous work
has demonstrated that scaling has not improved the performance of DSP regarding
power with a million multiply accumulate (MMAC) operations stuck at about 4 mil-
liwatts [39]. The processors are indeed “faster”; however, the performance increase



































































Figure 1: The transistor has not held its processing capability with the scaling of
feature size. Using the power required for a multiply-accumulate function as a figure
of merit for computation, modern processors are steadily decreasing in computational
efficiency. The question is the trend on this efficiency, and whether it will be asymp-
totic.
‘The subthreshold source/drain leakage current, Isd, leak, is fixed at a value of 100
nA/µm for all years, which has important consequences for the chip power dissipa-
tion” [27]. A survey of available processors also shows a saturation in computational
efficiency. Figure 1 illustrates this trend with a “computation” defined as a 32-bit
multiply accumulate (MAC) operation [24, 1, 26, 46, 32]. As the graph shows, the
data suggests that scaling is steadily decreasing computational efficiency of digital
processors. The larger question is whether this decreasing computational efficiency
will trend toward an efficiency barrier asymptotically, or just have a decreased slope
when compared to previous generations.
In order to leverage all transistor operational regions, a unified model for power
that integrates the MOSFET operational regimes must be created, which can be used
to identify the corner-case behavior of short-circuit and leakage power estimates. The


















































































































Figure 2: Energy density governs power constrained computing. The graph above
shows theoretical energy density in megajoules per kilogram without considering loses
due to conversion. Energy density of batteries has not increased as devices scaled to
smaller feature sizes with higher leakage currents.
estimates can be made regardless of operating region. Subthreshold operation is
elegant from the standpoint of the physics and cannot be ignored when subthreshold
transistor operation is now 40% of the transistor operating region on recent processes,
as shown in Table 1. With the optimal operation point for energy efficiency being
near threshold [19], a model that spans operational regions is required. In fact,
the work in [19] showed that the supply voltage operating point resulting in the
minimum energy per operation is architecture dependent based on the ratio of active
devices to leaky devices. This operating point occurs in the perithreshold for modern
architectures, thus making a unified and accurate energy model spanning all of these
regions critical to energy analysis. Furthermore, the drive for portability has caused
a focus on power-constrained computing.
3
Table 1: Performance summary for nFET devices across successive IBM process
nodes.
Node VDD Isat Vthn Sub-Vt% IDS0 ITRS target
(nm) (µA) (pA) IDS0(pA)
500 5.0 231 0.64 12.8 <2.5 –
350 3.3 216.3 0.41 12.4 18.2 –
250 2.5 147.5 0.61 24.4 3.7 –
180 1.8 104.1 0.44 24.4 41.9 –
130 1.2 55.5 0.4 33.3 167.1 130
90 1.0 44.4 0.38 38.0 960.3 900
65 1.0 48.5 0.4 40.0 8138.7 6500
Another motivating factor for subthreshold designs is the cost of energy storage.
Figure 2 shows energy densities for different chemical energies without considering
conversion loss [34]. For common applications, the Lithium-Ion battery has the best
energy density for rechargeable electronics, but the energy density of batteries has
not scaled with the increases power consumption of the transistor, as seen in Table 1.
In the ideal-case for transistor scaling, the power required to “switch” the tran-
sistor will decrease proportionally with the transistor size. The reality of transistor
scaling is that the decrease in power is the power of actively changing state, because as
the feature sizes have become smaller, the amount of other energy loss has increased.
In order to get advantages from smaller transistors, wire distances, contact sizes and
oxide thicknesses have decreased as well. These scaling factors have caused an in-
crease in capacitance, which results in more energy being required to change state
besides the energy required to charge the gate capacitance of the scaled transistor.
Simply put, if the gate capacitance decreases by half, one does not achieve a power
savings of half. The result of scaling is indeed more transistors per die area; how-
ever, in power-constrained environments, the transistor density has offset the gains
of scaling regarding power consumption. This is because the scaling by half does
not decrease power consumption by half. Figure 3 illustrates the change in energy
storage per kilogram and the number of transistors. The energy requirements have
4






































































Figure 3: The transistor count of processor products by the Intel Corporation and
the energy density of batteries are shown to demonstrate the difference in the rate of
total power need verses the realities of energy storage.
increased and the transistor count has increased due the non-ideal electrical scaling
behavior, such as the terms in Table 1, and the change in energy storage has been
relatively unchanged per weight. If the batteries are not improving at the same rate
of processing needs, interesting opportunities exist to fit circuits to power availability,
instead of fitting batteries to power needs.
1.2 Squaring up with the Square Law
The real-world is unforgiving, and the physics of transistors are dominated by higher-
order effects in modern processes. For this reason, the behavior of a circuit is often
simulated as a first step in design. I believe that substantial value still exists in hand-
analysis as it gives the designer a solid understanding of the circuit behavior, even
if it is not perfectly accurate. Transistors in the digital realm are abstracted to be
switches that are “on” or “off”, which are the “1”’s and “0”’s of the digital world. As
transistor feature sizes have decreased, the supply voltages have decreased, but the
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threshold voltage of the devices have not scaled resulting in the subthreshold region
of operation to become a more significant percentage of total operation. The “1” and
“0” are effectively corner-cases in an operating regime, where in the case of an nFET,
a gate voltage of Vdd gives the best-case “On” current and a gate voltage of Vbulk gives
the best-case “Off” current in a CMOS process. The reality in a modern process is
that the “Square Law” does not hold due to higher-order effects, and calculating the
exact “On” current is a complex process, but the operational corner cases can be used
to initially optimize digital designs before simulation [51, 61]. Value exists in enabling
the digital designer to find the corner case conditions independent of operating region




The floating-gate transistor is a device where the gate polysilicon is electrically iso-
lated by oxide allowing the persistent storage of charge. A possible layout approach
for this device is illustrated in Figure 4. The “floating-gate” is made more negative
through hot-electron injection and more positive through electron tunneling, and its
behavior has been well characterized [20]. The floating node allows for persistent
charge storage, at the cost of capacitive coupling into the floating node, as seen in

















where Vfg is the floating gate voltage and VQ represents the voltage offset due to
stored charge.
2.1 Electron Tunneling
Electrons are removed from the floating gate via the quantum effect of tunneling
through the tunneling capacitor that is explicitly included for this purpose, as illus-
trated in Figure 4. This process makes the floating node more positive. This tunneling
process may be understood as a silicon-dioxide conduction band distortion, as illus-
trated in Figure 5. Because of the uncertainty of an unobserved electron’s position, an
electron at one end of the thin silicon-dioxide barrier shown in Figure 5(a) has a finite
probability of traversing the capacitor’s dielectric even though it cannot do sufficient
work to breach the energy barrier [33]. However, with no voltage across the oxide,
the oxide thickness must be extremely small for any substantial tunneling through





















































Figure 5: The energy barrier of SiO2 in a silicon MOSFET (or MOS capacitor) is
illustrated. (a) shows the energy barrier with no applied voltage across the oxide,
Vox. (b) The effective barrier thickness, xb, is lowered when a voltage Vox is applied.
exponentially increases the probability that a low-energy electron will traverse it. As
shown in Figure 5(b), the energy barrier’s new thickness, xb, is less than the oxide’s
physical thickness, tox, because the electron energy has been reduced on the far side
of the barrier.
2.2 Subthreshold Injection
Injection in subthreshold is used to make the floating gate node more negative. In
the condition of high field at the drain to channel edge, the energy is enough to cause
some electrons to leave the conduction band in the nFET, travel through the gate
oxide and settle in the floating gate [20]. In the case of the pFET, a similar effect with
holes and the valence band will cause an impact ionization that may impart enough
energy in the resulting electron to reach the floating gate through the oxide [10].
To add electrons onto the floating gate, as shown in Figure 7, the electrons are
“heated” and injected through the oxide. If the pFET is biased with a large voltage
drop at the drain (i.e., it is highly saturated) and the channel current is kept be-
low threshold, the high electric field present in the drain-to-channel depletion region
imparts high kinetic energy to holes, as shown in Figure 6. The electric field must
9
surpass a critical value, Ecrit, in order to drive holes away from the valence band edge
in spite of the restoring force of optical phonon emissions and lower energy scattering
events. Holes entering into the depletion region have been shown [10] to encounter this












On average holes become “hot” at z > zcrit. (z is the distance of carrier flow along
the channel and is zero at the channel edge. ER is the average energy of an optical
phonon in silicon, λ is the mean-free length between optical phonon collisions, ϵSi
is the permitivity of silicon, q is an electron charge, and Nd is the substrate doping
concentration.) As shown in Figure 6, some of these hot holes collide with lattice
sites to ionize the atoms upon impact and generate new electron-hole pairs. Impact-
ionization scattering populates an otherwise desolate pFET conduction band with free
electrons. Upon return to the channel, some electrons will avoid impact ionization
and heat up sufficiently to breach the silicon-dioxide barrier that insulates the gate
from the channel.
2.3 Above-threshold Injection
Hot-electron injection thrives in the subthreshold, and exists to a lesser extent in
above threshold operation because the drain-to-channel potential barrier is lower per
distance, and thereby imparts less energy on the carriers in the channel. However, the
energy of the carriers can be increased to promote injection by either shortening the
channel or increasing the drain voltage. In Figure 7(a), the drain and source are fixed
while the channel inversion is increased from deep subthreshold (depletion) through































Figure 6: In a pFET below threshold, holes move along an essentially flat valence-
band edge through the channel. A large electric field (represented pictorially by the
steep slope of the band edges) in the drain-to-channel depletion region empowers the
holes to gain sufficient kinetic energy to ionize a lattice site upon impact. The free
electron is accelerated sufficiently through the large potential drop that it breaches
the oxide and enters the floating gate.
the overdrive voltage is so great the device migrates out of saturation. As the valence
band edge rises in the channel near the drain, the electric potential energy gap between
the drain node and the source edge of the channel no longer is fully transferred into
the drain-to-channel depletion region, and the electric field in the depletion region
accelerates carriers at a diminished rate. The electric field is visibly weaker in Fig.
7(a), as seen as a slightly shallower slope of the band edge curves. Furthermore, the
built-in voltage of the drain-to-channel junction, ΦDC , is reduced by ∆ΦDC , which is
approximately
Voverdrive = κ(Vg − Vth)− Vs, (4)
where Vg and Vs are a measure of the gate and source respectively that are below the
bulk of VDD. The fraction of the gate voltage that is capacitively coupled into the






Graphically, the overdrive voltage is represented in Figure 7(a) as roughly qΦ3 −









































Figure 7: The valence bands are illustrated in (a) and (b). The valence band edges in
a short-channel pFET (top set of band diagrams) are compared to those in a longer-
channel pFET (bottom set) for fixed drain and source voltages. For each set, the
bottom diagram represents a device with little or no channel inversion: the built-in
voltage in the p-n junction between the drain and the channel, Φ4, is greater than the
voltage drop between the drain and source. As one progresses up the valence-band
edge curves through moderate and strong inversion, the potential drop within the
depletion region decreases, implying a subsequent decrease in electric field through
the p-n junction. When the device is driven into the ohmic region (the top curve
of each set), the potential drop, qΦ1, is near its minimum possible. Meanwhile, the
electric field in the channel (the slope of the band edge) is maximized. In a pFET
above threshold, holes move along the rising valence band edge through the channel
in step 1. In the illustration shown in (b), the pFET overdrive accelerates the holes
through an electric field greater than the integrated energy dissipation through the
channel due to lattice collisions (mostly due to optical phonons). An electric field
of greater than 10 V/µm is required to heat the holes in this way, enabling impact
ionization in step 2. [21] Some of the newly generated electrons in the conduction
band will become hot enough to inject into the floating gate in step 3.
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the channel but decreases at the channel-drain interface. As a result, hot-electron
injection efficiency decreases from the peak values below Id = Ith [21]. However, in
favorable device conditions, the critical electric field in (2) may be achieved in the
channel. It is evident in the top set of bands in Figure 7(a) that the short-channel
devices exhibit higher electric fields in the channel during strong inversion.
Consider short-channel pFET biased with a large overdrive voltage and a small
drain-to-source difference such that it behaves ohmically as presented in Figure 7(b).
In this case, after holes achieve z > zcrit in the drain-to-channel depletion region,
there is very little distance for them to heat up sufficiently to inject. But consider
the channel’s electric field, E , which is essentially linear throughout. If the overdrive
voltage is great enough that E > Ecrit, then the mean holes will heat up through the
entire channel’s length. Note that in this case, zcrit, is the beginning of the channel
(on the source side) which I will define as a zero reference point. Similarly, the hole
potential at V (zcrit) can be defined as zero. The average electron’s energy at a point
in the channel is then




assuming hole energy high enough to enable maximum optical phonon emission. Con-
sider (6) for the case z = zL (a hole at the drain edge of the channel). The potential
rise along the channel length is approximately Φds. So, (6) simplifies to




When the electric field is just barely sufficient to induce maximum optical phonon
emission along the channel length, it is at Ecrit. In this case, the average hole energy






This is the lower limit of the required source-to-drain voltage drop for a device of
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channel length zL for hot-electron injection to occur in an ohmic device in strong
inversion.
2.4 Non-programmed Floating-Gates
There is a large contrast between digital and analog applications of floating-gates
because the charge on the floating node represents more information in analog ap-
plications than in digital applications. In the digital world, a large tolerance for the
charge on a gate exists because the charge only represents one bit as a “1” or “0”, or
only a few bits in the case of multi-bit FLASH memory. Therefore, a large voltage
tolerance exists for charge representation of the bit state. In the analog domain, the
charge on the floating node can represent multiple bits of data, often more than 8-bits.
The tendency for floating-gate transistors to accumulate charge in digital systems has
been well documented [28]. In the analog domain, the charge accumulation during
fabrication on the floating node, VQ, causes a change in the “back from fab” voltage
offset as seen on the floating-gate, Vfg. The voltage at the surface of the channel with
respect to the voltage at the gate is complex due to the changing capacitance of the
channel and depletion region variations. Assuming linear capacitances, the sources of
capacitive coupling are

















which are illustrated in Figure 4. The complex oxide divider, Cc−ox, is a lumped term
that changes with the state of the channel.
The ability to set the “back from fab” state of floating-gate transistors via layout
techniques is interesting because it would allow the designer to set the voltage offset
















































Figure 8: The above are examples of effective threshold voltage (Veff ) variance.
The offset due of trapped charge on an array of polysilicon floating gates fabricated
on a 0.5 µm, SCMOS process available through MOSIS. The effective threshold of
the floating-gate varies pre-programming due to trapped charge that remains from
fabrication. Plot (a) shows that the effective threshold shift does not have a spacial
relationship. Graph (b) shows transistor count in relationship to Veff .
the effective flat-band condition. Rodriguez-Villegas et al. have used stacked metal
contacts to the highest metal as a method of normalizing the “back from fab” charge
on floating gates with the reasoning that the charge on the polysilicon is normalized
due to the flow of metals inhibiting the polysilicon from floating until the final metal
etch [47]. Charge leakage due to contacts from metal to polysilicon has been reported
[29], and leakage between metal layers has been characterized [50]. However, the
impact of this leakage is dependent on usage, and devices such as neuMOS were
functional even with a more direct leakage path to the substrate via a switch [52].
To explore trapped charge, two ICs containing floating-gate transistors were fab-
ricated on a 0.5µm, process available through MOSIS. Both ICs used poly1-poly2
capacitors as the gate capacitors to provide linear coupling. A high-density array
with 3600 floating-gate pFETs was created for the purpose of exploration of a spacial
charge relationship. The other array IC contained 24 floating-gate transistors that
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were designed with matching considerations so that the trapped charge could be ac-
cessed without the concern of device mismatch. The matched transistors, illustrated
in Figure 10, were 18 µm wide and 6 µm long and should have threshold mismatch
of less than 2mV of gate voltage offset when referenced to the channel current, Ids,
based upon size alone [30]. Additional dummy polysilicon was also included to reduce
etch-based mismatch. Given these are floating-gate transistors, matching must also
be considered in the capacitive divider that couples into the floating node, shown
in Figure 9. Gate poly1-poly2 capacitors for the matched array were approximately
8.6pF to minimize other sources of coupling into the floating node. Furthermore,
a n-well below the floating node input gate capacitor followed the gate voltage, so
that coupling into the poly1 was from both the poly2 and the n-well. A third source
of mismatch is from trapped oxide charge. Since the “back from fab” state was of
interest, this charge was not normalized.
Metal contacts were placed on several of the floating gates of the matched array
to emulate the methods of Rodriguez et al., but the metal only extended from the
polysilicon to the lowest metal. The decision to exclude higher metal layers was
made because including contacts to the upper metal layers may not be feasible in
layout-dense applications, such as FPAAs. The reasoning behind the metal contacts
to polysilicon for charge normalization is the fact that the metal flows will short the
gates and equalize the charge [47]; therefore, the lowest metal alone layer may be
sufficient to normalize this charge. This is because the metal flows across the whole
IC during fabrication and is then etched away. We believed that the same process
existed between the top metal layer and the bottom metal layer, which is why the
lowest metal layer would be adequate to equalize charge.
The charge on the matched floating-gates was determined by calculating the dif-
ference in the gate voltage required for an Ids of 10nA between different devices






One must modify (10) to reflect changes in current due to the capacitive divider
caused by the gate capacitor and the tunneling capacitor. Furthermore, it is useful
in this case to reference the current down from the threshold current, Ith, instead of













which change Ψ, and thereby affect current matching. (9) gives the gate voltage for
the capacitances coupling into the floating node. The pFET device can be made
to behave almost identically through layout techniques to match threshold voltages,
and by using the same measurement conditions. This allows the terms from (9) to be
assumed to be shared between gates, allowing for the only difference to be the stored












Starting from the EKV model, I pull out Ith into the form seen in (14) [35], the





Finally, (10) can be rewritten as (15) which references current from Ith, assuming















Figure 9: To have matched floating-gate transistors, one must minimize the capacitor
mismatch into the floating gate, including that of the capitative divider term, κ.
Uniformity of Cin
CT
between devices is equally critical as κ matching; otherwise, the
surface potential, Ψ, for a given Vg will vary due to process variations.
solely be responsible for any change in Ids for well-matched devices. Comparison is




= −∆VQ = ∆Veff,th. (16)
(16) shows the relationship between the gate voltage and voltage offset due to
accumulated charge. Assuming that the capacitive coupling from the gate is well
behaved and consistent between devices, as in the case of the matched array, (16)
can be further simplified to ∆Vg = ∆VQ. Therefore, the difference in the gate voltage
required to match currents between the pFET and the floating-gate pFET is the
voltage offset due to trapped charge.
A comparison of effective gate voltage due to trapped charge in the high-density,
floating-gate pFET (fg-pFET) array is shown in Figure 8(a). The effective gate
voltage relationship to gate count can be seen in Figure 8(b). The devices were










Figure 10: Transistors which were long and wide were designed with matching in
mind, including matching orientation and sacrificial poly around the transistors. The
channel width is 18 µm and 6µm in length and the draw area of the poly1-poly2 gate
cap is approximately 9 picofarads. The tunneling junction is 0.6 µm by 0.6 µm and
has negligible coupling. The metal contacts were directly above the polysilicon gate.
capacitors with no metal contacts. The spatial charge distribution was random, and
the threshold voltage offset varied by 170mV. The devices were designed for density
and not matching; therefore, it is easier to show the a relative offset because uniformity
in the flat-band condition cannot be guaranteed between devices.
2.4.1 Matched Transistor Trapped Charge
The array of matched transistors showed excellent matching between transistors on
different dies, with a die variance of less than 1mV for the standard pFET transistor.
These results are summarized in Table 2. This also shows that mismatch due to
trapped charge in the oxide is also negligible. One can then assume that the flat-
band condition between devices is matched as well. Therefore it is useful to consider
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the stored charge as an offset from standard pFET devices. The range of charge
distribution on the polysilicon floating-gate transistors with no contacts was 86mV,
and all devices showed negative charge accumulation referenced to the standard pFET
device.
Devices with one contact to metal and a drawn metal size of 1.2 µm by 1.2
µm showed charge distribution of 78mV and 76mV, respectively, for two different
devices across four ICs. The devices with 10 contacts and a drawn metal size of 29.7
µm by 122.85 µm showed variances of 32mV and 28mV. One can conclude that a
contact from polysilicon to the lowest metal does not normalize charge for devices
of similar morphologies even if the devices are well-matched between different ICs.
More interesting is the fact that charge remained on the floating-nodes even after one
year of shelf-time which contrasts previous work [29]. From previous work, one would
expect the devices to settle to an offset voltage which satisfies the flat-band condition.
Also, the question must be raised about leakage as a function of metal morphology,
which possibly why these results differ from the leakage results from St. John et al
[50]. It is possible that the flat-band conditions for the 10 contact and single contact
Table 2: The offset due to trapped charge was compared across four ICs as a voltage
offset for four devices of identical morphology. Each IC contained two FETs with 1
contact and 10 contacts. The standard pFET devices showed mismatch of less than
1mV between ICs. The contacts on the polysilicon floating-gate to the lowest metal
decreased the total variance of charge between devices on the same die and between
other dies on the same fabrication run when compared to the polysilicon floating
gates with no contacts; however, the data shows clearly that contacts to the lowest
metal did not normalize the charge between devices on the same die.
Veff (mV) IC1 IC2 IC3 IC4 |∆|
pfet 0 0 0 0 0
fg-pfet -159 -170 -98 -84 86
10 contacts -50 -43 -38 -18 32
10 contacts -79 -77 -62 -51 28
1 contact -118 -132 -64 -54 78
1 contact -133 -140 -79 -64 76
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devices are different enough for the voltage disparity to exist, and the devices leaked
to flat-band before testing; however, one would expect that the flat-band condition
for well-matched devices would be different by a few millivolts at most, which does
not explain the difference in trapped charge if leakage from the floating gate exists.
The charge retention also allows us to dismiss the idea of designing for an effective
flat-band by the use of metal-contacts to the floating gates.
21
CHAPTER III
TRANSISTOR MODELING FOR LOWER-POWER
APPLICATIONS
A model that encapsulates the behavior of both above and below threshold is desirable
so that a seamless transition is possible between operational regions, even if the
interpolation between regions is not representative of the physics.
3.1 Unified Transistor Modeling
This section develops models for transistor behavior independent of transistor oper-
ating point. This work is a bulk-referenced model, which accounts well for threshold
shifts. Previous work involves modeling the threshold shift as a function of the offset
of the source from the threshold, such as the VGS term in the classical digital inverter
description. Furthermore, the condition of saturation is defined because one can scale
voltage until the saturation assumption no longer holds. Classical texts commonly use
the term VGS to describe the gate voltage as it relates to transistor current operation,
and most texts neglect that it is a source referenced model where Vt = Vt0 (VSB) [16].
The reality is that the VGS = VG−VS assumption does not hold in modern processes.
Specifically, VGS does not include the channel divider, and this simplification has not
held since at least 350 µm for a source-referenced model, and has never held for a
bulk-referenced model. In this section, I will establish an approximation that is more























Figure 11: The illustration represents the drawn nFET layout, terminal voltages,
and the effect of these voltages on the surface potential, ψs. Assuming that both Cox
and Cdep are fixed, the coupling from the gate voltage to the surface potential can
be described as ψs = κVg. This also shows the falsity of a VGS term in subthreshold
because the gate coupling is independent of the source voltage. For example, in the
illustration, the source of M2 is not necessarily at the same potential as the bulk.

































Figure 12: The gatesweep of a 130nm nFET from a commercial process is shown on
a linear current scale. The fit of the data compared to the simple model can be much
improved by changing only the power term.
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Figure 13: The gatesweep of a 130nm nFET from a commercial process is shown
on a logarithmic current scale. Even with the modification of the power term, the
simple fit matches device behavior in subthreshold. Furthermore, for a fixed κ from
below to above threshold, the model still show a good fit, suggesting that the diffusion
encroachment is significant and κ changes only very sightly due to high-order effects
in drift movement at this process.





































Figure 14: A resistance measurement shows the effect of using the VGS instead of
κVgb for the model when VS = 100mV with a bulk reference of zero volts.
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3.1.1 Rethinking VGS for Subthreshold Operation
As processes have become smaller in feature size, the subthreshold regime has moved
from a “leakage” condition to a processing condition; however, this operation of de-
vices in the subthreshold regime is well understood, but inaccurately described in
reference texts when the source terminal is not tied to the bulk [16]. This inaccu-
racy exists from the Grey and Meyer text, which is otherwise quite good, to Internet
references, such as wikipedia.com[16], and this inaccuracy exists because the model
is too simple. The simplifications do not hold in submircon processes. The common




where IDo is the current at threshold, UT is the thermal voltage and η is the “sub-
threshold slope factor.” This slope factor is defined as




where Cox is the oxide capacitance per unit area, and Cdep is the depletion capaci-
tance per unit area. The Cox capacitor is a physical capacitor and effectively does not
change; whereas, the Cdep capacitance changes as the channel inverts. The divider
in (18) is correct; however, as it applies to (17) is not true to the physics [17, 42].
Consider the illustration of the nFET channel in Figure 11. The current flow in
subthreshold is dominated by diffusion movement, and the barrier is completely de-
pendent on the surface potential, ψs. The surface potential is then the related to the
gate voltage, Vgb, as referenced from the bulk by
ψs = κVgb, (19)












This term is equivalent to the η in (18); however, what one should notice is that
the zeroth order analysis of this divider is independent of the source voltage, Vs.




which gives a channel divider that is independent of the source voltage. The slope in
subthreshold becomes κ
UT
. Of course, the current approximation will change slightly
due to DIBL effects, mobility degradation, and the encroachment of the depletion
regions [42, 13, 58, 55]; however, (21) is a better approximation than what is given in
(17). The Cdep capacitance changes as the channel inverts; however, the κ description
of the divider to the surface holds well until one approaches threshold [45].
3.1.2 The VGS Condition for Above Threshold Operation







(VGS − Vth)2 , (22)
where the mobility is µ, and µ is constant, disregarding mobility changes with tem-
perature and field [16, 58, 55]. As with the classical subthreshold model, the above
threshold model suffers from simplicity. Assuming that the source is fixed, the chan-
nel is controlled by the gate voltage, Vg. The depletion capacitor stops changing as
the channel enters strong inversion, and one can see in (20) that κ approaches 1 as
Cdep decreases; however, a capacitance exists due to the depletion regions that exist
at the source and drain. For this reason, κ can never actually become completely a







(κ (Vg − Vth)− Vs)2 , (23)
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where the Cox/κ is the total capacitance connected to the surface potential along the
channel in above threshold.
3.1.3 Unifying Transistor Operation
The Enz-Krummenacher-Vittoz (EKV) model describes the transistor’s operation
continuously between the subthreshold region of diffusion-based charge movement to
the above-threshold region of drift-based charge movement [12]. A variant of the EKV
model is the compact EKV model which interpolates around the threshold current
[35]. The compact EKV model for a nFET assuming a ground referenced bulk and
ignoring the Early voltage, σ, is









1 + e(κ(Vg−VT0)−Vs,d)/(2UT )
]
, (25)







between the regions of operation. The compact EKV description for the
pFET is








If,r = Ithp ln2
[
1 + e[(κ(Vb−Vg+Vthp))−(Vb−Vs,d)]/(2UT )
]
, (28)
which is the same as (25) except referenced down from Vdd.
3.1.4 Approximating Drift-Current Behavior
The fundamental short-coming of this model is that the “Square Law” from drift
movement no longer holds due to higher older effects. Godfrey proposed the mathe-
matical form of
f(x) = lna(d+ ebx−c), (29)
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in order to encompass these effects[14].







degrades above threshold region while leaving the subthreshold region














where α is a fit to the above threshold behavior. Figure 13 illustrates the “Square
Law” and α-approximation behavior.
3.1.5 Transistor Saturation
The condition of current saturation is when the drain voltage has little effect on
the device current. As one can see in (27), the current through the device is a
function of the forward and reverse current, and as the drain voltage increases, the
reverse contribution to the current decreases. For the assumption of a saturated drain
current, ID, one may define the condition where the drain current is a percentage of
the source current. For a non-inverted channel with Vds greater than 5UT , or 125mV,
the reverse current is approximately 1% of the channel current and the device can be
considered to be in saturation and out of ohmic operation. For a strongly inverted
channel, the voltage required for saturation is
VDSsat = κ (Vg − Vth) . (31)
3.1.6 Channel Length Modulation























The σ term models the shrinking of the channel due to charge sharing. It has a
quantitative measurement that is dependent on the charge sharing at the drain edge.
It is worth noting that the value does not have an explicit temperature term. The
temperature behavior of σ is explored in Section 5.2.4.
3.2 Energy Delay Model
The energy delay product (EDP) is a metric used to describe the efficiency of digi-
tal gates, and any energy efficient technology is effectively seeking to minimize this
metric. Much work has been done to model EDP minimization with several limiting
assumptions on operating behavior and region [7, 5]. Unifying the operating regions
and allowing for scaling of voltages provides a good means for a first-order comparison
of EDP across different operating points for the same circuit. The traditional model
for delay is based on charging a load through the pFET, as in the case of the inverter





where Cload is the first-order capacitance of the inverter input gate, and the K is a
delay parameter made of size and process dependent constants and Td is the delay
[7].
I augment this previous work with the transistor model to be independent of
operating point via the methods in the EKV model, as well as including leakage due
to the pull-down network. The advantage of this approach is that it includes leakage










Figure 15: The inverter is generally used as a basic model for current flowing onto a
capacitor. I include both pull-down and pull-up networks in the equation model due
to the non-negligible subthreshold current that flows directly from Vdd to GND.





where the current description is independent of the operating point. In (35), the
leakage term is subtracted in the denominator, and therefore Td increases. If Vdd
is close to the threshold voltage, which is true at the optimal EDP point, then the
increase in Td is significant. Td ties closely into energy because energy is modeled as
the sum of dynamic energy of charging and discharging the capacitive load, Cload, and
the energy lost to leakage during the transition time. Mathematically, the energy for
a gate-level operation is
ETotal = αfCloadV
2
dd + IleakVddtcycle, (36)
where αf is the activity factor and Ileak is the current of the nFET, InFET . In (36),
I assume that static energy is the leakage power of the digital gate multiplied by the
time it takes to complete a cycle, tcycle. Thus, if one wishes to reduce the total static
energy used, one needs to minimize Ileak or tcycle. The easiest of these to control for
the designer is tcycle because it is based upon architecture and, as discussed previously,
successive process nodes yield no reduction in Ileak.
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With synchronous logic, tcycle is tied to a fixed clock period and not the perfor-
mance of the circuit. Compared to the synchronous case, the asynchronous tcycle is
smaller at log (tcycle). This results in the asynchronous energy delay product for a










ANALOG PROGRAMMABLE CHARACTERISTICS FOR
DIGITAL APPLICATIONS
Digital behavior of circuits is generally not adjustable on an individual component
granularity. Floating-gate transistors allow for threshold programmability of indi-
vidual components allowing for improved switches, power consumption modification,
and programmable transistor gain.
4.1 Floating-Gate Inverters
Floating-gate inverters with switching threshold and gain programmability have been
fabricated in a standard double-poly 0.5 µm process. The inverters had either a single,
floating-gate input that shared charge between the gates of the FETs, or the inverters
had an isolated input capacitor for both the pFET and nFET. The input capacitors
were created from a polysilicon-oxide-polysilicon structure that had linear coupling
between the polysilicon layers. The single, shared floating-gate inverter allowed for
a programmable switching threshold, which is novel in digital systems without using
layout techniques. The inverter that had individual floating-gate inputs for each FET
featured programmable gain.
The shared-input capacitor inverter scheme allows for the possibility of variable
threshold line buffers to be adjusted for small changes in capacitance due to design,
without a change in βn
βp
, and with relatively little overhead as the indirect injection
pFET can be minimum size even when used with larger transistors.
The individually programmable floating-gate inverter also shows promise as a
starting point for low-power digital circuits as the programmability allows to the
32
designer to minimize the current across the device during switching. On the other
hand, the power consumption can be increased to overcome capacitance in a circuit
in a controlled manner, which is advantageous when trying to achieve a target per-
formance with minimum power. Because switching speed is related to the gain, this
type of variable gain circuit could also be used in a precise, programmable manner to
compensate for line-skew.
The design presented is an inverter which is divided into two functional blocks: the
common CMOS inverter and the analog programming circuitry. Figure 16(a) shows
the shared-input floating-gate digital inverter coupled to the analog programming
components, which consist of an injection pFET, and floating node with a capaci-
tance (CTotal) which consists of a tunneling junction capacitance (CT ) and the input
coupling capacitor (C1) and the capacitance looking into the gate of the transistor .
The floating-gates use a dedicated injection pFET in order to create a non-intrusive
interface to the “digital” circuit components. Previous methods for injection through
a pFET in a complex circuit involved the use of transmission-gates to change current
paths for programming. The addition of transmission-gates is intrusive and undesir-
able for a “digital” circuit as it will affect the overall performance.
4.1.1 Shared-Input Floating-Gate Inverter
The logic threshold of a simple CMOS inverter is set by the ratio of the physical size
between the n-type and p-type transistors, ignoring other physical transport effects.
The lengths of the transistors are generally the same, and the width of the transistors
are generally adjusted by design to determine the logic threshold voltage. In the ideal
case where transistors thresholds match and do not change with drain condition, the
switching threshold can be determined by the transconductance model where the
switching threshold is modeled as a function of electron and hole mobility [54]. For
the classic “digital” inverter, this expression can be obtained by equating the currents
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(a) (b)
Figure 16: A shared-input floating-gate inverter is illustrated in (a), and a double-
input inverter in (b). (a) is the schematic for a single floating-gate inverter with
indirect programming circuitry allowing for the non-intrusive addition of a floating
node. (b) is the schematic for a dual floating-gate inverter with separate indirect
programming circuitry for each transistor.
and solving for the input voltage:
βn
2
(VIN − VTn)2 =
βp
2
(VDD − VIN − |VTp|)2 (38)
where VIN is the inverter gate voltage at the midpoint, which is the threshold voltage












where the device ratio, βn
βp
, determines the value of the midpoint voltage. The floating-
gate circuit modifies this value by an offset voltage, Vcharge, due to the charge on the




∆VIN + Vcharge, (40)
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and then by setting ∆Vfg to be equal to ∆VI , and then solving for ∆VIN yields the




(VIN − Vcharge) . (41)
Hot electron injection combined with electron tunneling are used to change Vcharge
in order to set the logical threshold. The details of floating-gate programming have
been discussed in [22]. In order to inject charge onto the floating node, the voltage
potential from VPIS to VPID is raised to promote hot electron injection.
4.1.2 Individual-Input Floating-Gate Inverter
The individual-input floating-gate inverter has a separate floating gate for each tran-
sistor, as illustrated in Figure 16(b). Indirect-injection pFETs are present for each
floating node for non-intrusive programming of the gates. The individual-input
floating-gate inverter adds a degree of complexity over the single floating-gate model
with the addition of a second gate capacitor, C2, as it allows for gain adjustments
in above-threshold operation. The inverter can be programmed to operate in either
subthreshold or above-threshold modes allowing for power selectivity as well as gain
selectivity. It also retains the shared-capacitor inverter’s ability for threshold voltage
programmability.
The relationship between threshold voltage, VI , and floating gate charges, Vcharge,n








where the pFET equation for current is similar but all bias voltages are referenced
down from Vdd. Setting the two currents equal to each other, I obtain
Kn
2κn
(κn(Vfg,n − VTn))2 =
Kp
2κp
(κp(Vdd − Vfg,p − VTp))2 , (43)
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where Vfg,n and Vfg,p are the floating gate potentials for the nFET and pFET respec-
tively and are defined as functions of input potential, Vin, and programmed floating
gate charges, Vcharge,n and Vcharge,p, as follows:








These equations assume that the total capacitance seen at the corresponding float-
ing gates, CTotal, are identical. After substituting in the above relationships into (42),
assuming that C2 is equal to C1, and solving for the value of Vin that makes the re-




(Vdd − Vcharge,p − VTp − Vcharge,n − VTn). (44)
The derivation of the gain of the double-capacitor inverter circuit as a function of












For a simple CMOS inverter, the source voltage is at the substrate, and can
therefore be set to zero in the above relationship for the nFET and pFET cases.
Using the following definitions for the over drive voltages of Von,n and Von,p for the
nFET and pFET respectively, gm,n and gm,p can be defined as follows:
Von,n = Vcharge,n +
C1
CTotal
Vin − VTn (45)



























The gain can then be expressed in terms of the gm,n, gm,p, ro,n, and ro,p as,
Av = −(gm,n + gm,p)(ro,n//ro,p), (50)






Using the above relationship and equations (45) and (46), it can be seen that the
gain can be set as a function of the programmed floating gate charges. Increasing
Vcharge,n and decreasing Vcharge,p would decrease the magnitude of the gain.
4.1.3 Measured Inverter Behavior
The floating-gate inverters were fabricated using a commercially available, double-
poly 0.5 µm process. The W/L aspect ratios of the transistors were sized for roughly
equal rise and fall times on this process, thus the pFET width is twice that of the
nFET. The indirect programming pFET also had a width twice that of minimum
size. The indirect programming pFET had the source and drain tied to the positive
rail during operation to cut off rogue charge injection, and the tunneling junction
was tied to ground. The shared-input floating-gate inverter showed a wide range
of threshold programmability, as seen in Figure 17(a). The indirect programming
allowed for precise programming as the current through the device was measured
from VPIS to VPID without interfering with the design of the inverter. The current
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Figure 17: A shared-input floating-gate inverter is illustrated in (a), and a
individually-programmable input inverter in (b). (a) is the schematic for a sin-
gle floating-gate inverter with indirect programming circuitry allowing for the non-
intrusive addition of a floating node. (b) reports data for switching threshold and
targeted gain programmability of the dual-capacitor model showing both “digital”
inverter and analog inverting amplifier behaviors as the gain is adjusted around an
offset threshold.
measured through the indirect programming pFET was used to determine the charge
on the gate capacitor, and this current was then correlated to precisely reprogram
the threshold to the desired level.
The individually-programmable floating-gate inverter showed a “digital” behavior
of wide-range threshold programmability, as well as the analog behavior of a variable
gain inverting amplifier. With the threshold-current correlation data from the single
capacitor inverter, the dual capacitor inverter was programmed to several chosen
threshold offsets, and then the gain was decreased, as seen in Figure 17(b). The gain
of the inverting amplifier was then changed in a controlled manner, showing a good
degree of precision and range in programmability. The measured gain of the inverter
ranged from 100 to under 1.
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Figure 18: The inverter is generally used as a basic model for digital behavior.
Single transistor gatesweeps combined with the measured short-circuit current for an
inverter made of similar devices are shown for above and below threshold operation
in (a) and (b). The alpha approximation fits are also shown, and the extracted
value for alpha was 0.78. The measured inverter short-circuit current compared to
the maximum short-circuit current from the unified model are shown in (c) with
the measured inverter trip-point compared to the projected trip-point are shown in
(d). The model showed good behavior until operation at 20% of the specified process
voltage which is most likely due to the model not taking threshold shifts into account.
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4.2 Alpha-Model Behavior for Inverters
The fit for the alpha-modified EKV model is shown in Figure 13 with data measured
from a 2 µm by 2 µm nFET transistor fabricated on a commercial 130 nm process.
The model showed good zeroth order behavior in above-threshold operation and ex-
cellent matching to the transistor behavior in subthreshold. The advantages of using
(21) with κVg instead of (17) with a VGS when VS ̸= 0V is obvious in the offset seen
in Figure 12(c). For the comparison in Figure 12(c), 100mV was chosen because that
is approximately the boundary of ohmic operation [8]. The fact that the measured
devices were large reduced the variations in channel divider [49]. The IDS0 of the
nFET device in Figure 12 is approximately 100pA and the recent process information
in Table 1 shows IDS0 to be approaching low nano-amps on recent process nodes.
I was able to measure the short-circuit current and trip-point of an inverter struc-
ture across different values for Vdd for this process, and the measured and predicted
values are shown in Figure 18. The maximum short-circuit current and inverter
trip-point are well predicted by the model over a range of operating voltages from
subthreshold to above-threshold. The short circuit current can be used to estimate
the total energy consumption by assuming capacitance and activity factor.
4.3 Capacitively-Biased Floating-Gate CMOS
In the digital system context, floating-gate transistors allow for programming speed
of a digital path by allowing for tuning of the current applied to the path. This
allows for slack to be removed from synchronous, digital systems. This approach is
a modification for the circuits in Figure 16(b) that results in a ring-oscillator layout
shown in Figure 19, resulting in a ring oscillator that has programmable cycle times.
This logic approach has direct applications to asynchronous digital systems be-

































Figure 19: The layout of a capacitively-biased ring oscillator is illustrated in (a),
with the change in energy per cycle in (b) for two different oscillator geometries. The
ring oscillator was constructed using dual polysilicon capacitors, and changing the
bias changed the energy per cycle, as shown in (b).
for an asynchronous system. The voltage seen on the gate is a function of the capac-
itance values and voltages, as in the following equation, which neglects small offsets
due to fringing and overlap capacitance due to gate-source, gate-drain overlaps. These
capacitive effects on the gate voltage are described by (52).
Vg = Vin
Cin
Cin + Cbias + Cg
+ Vbias
Cbias
Cin + Cbias + Cg
+ Vbulk
Cbulk
Cin + Cbias + Cg
+ VQ (52)
The floating-gate inverter has the benefit that its switching offset can be adjusted
by voltage applied to Vbias; furthermore, the added capacitance of the floating node
in series with the gate capacitance decreases the overall capacitance, which must be
charged when switching the gate. However, the gate switches more slowly due to the
quadratic relationship of the current to gate voltage, which is why Vbias is required
if switching speed is increased, at the expense of static power. The actively biased
floating-gate inverters individually are difficult to characterize, as the charge moved is
small and speed is high; thus, linking these devices into a ring oscillator is appealing,
as it allows one to measure the changes to a system. Furthermore, the output is very
tangible and thus easy to analyze. The design of the ring oscillators consists of twelve
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inverters and one NAND gate that serves as the oscillator-enable pin. By changing
to global bias to the nFETs and pFETs of the inverter chain, one can change the
oscillation speed of the ring, as well as the power consumed by the devices. The
layout and results for the actively biased inverter chain can be seen in Figure 19 (a)
and (b).
4.4 Single-Poly Crossbar-Matrix for Reprogrammable Ar-
chitectures
Hot-electron injection is possible in above-threshold operation across a large current
range. A switch matrix was fabricated in a 0.5 µm, scalable CMOS process that
demonstrated hot-electron injection in short-channel pFET devices. An individual
switch, as a resistor, had an “on” resistance between 5kΩ and 9kΩ, and an “off” resis-
tance greater 250MΩ. Furthermore, the floating-gate device did not have an explicit
gate capacitor, allowing for an area savings of over 15% over poly-poly capacitor im-
plementations. The lack of an explicit gate capacitor did not cause adverse behavior
of the nFET device as a switch.
4.4.1 Single-Poly Layout Approach
A cross-bar switch matrix was constructed with nFET switches and a floating-gate
storage element that is programmed by an injection pFET with no explicit gate
capacitor. The injection pFET is fabricated with a channel length of 1.5λ (shorter
than the minimum typically permitted) to accommodate hot-electron injection in
strong inversion as described in Section 2.3. A nFET is attached as a current cut-
off to the drain of the injection pFET to ensure that the undesired injection does
not occur because the pFET may act as a short if a large potential exists due its
sub-minimum length.
Density of the matrix was further increased by sharing the cut-off transistor be-






















































Figure 20: The network schematic is illustrated in (a) with the layout in (b). The
crossbar network of fg-nFETs is designed to be tightly tiled to minimize area by
sharing the injection enable transistor. The dashed transistors represent transistors
in adjacent tiles. Injection of the nFET switch is achieved by setting a large Vds across
the pFET via the program column select, pcol, and then enabling the row select, prow.
This method allows for programming in a banked manner. (b) illustrates the layout
for the crossbar network. The crossbar network of fg-nFETs is tiled to minimize area
by sharing the injection enable transistor. The dashed transistors represent the layout
of a single transistor switch. The shared tunneling junction can be seen as a column
down the middle of the cell. The lack of an explicit gate cap on the floating-gate allows
for area savings as poly-poly capacitors are not required for programming. The total
area for 4 switches tiled into a rectangle is 571µm2 with the savings of 100µm2 over
a poly-poly capacitor implementation. This assumes that the poly1 area required for
the poly-poly cap is 5 µm by 5 µm per switch.
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Figure 21: (a) presents measured resistance across a minimum sized nFET with
Vds held at 25mV. The increase in resistance is a function of coupling back into the
floating node and changes in mobility due to the vertical field. (b) presents the
measured 25mV resistance across the fg-nFET passgate plotted with the simulated
resistance of non-floating nFET with the gate tied to 3.3 volts, and a transmission
gate. The overdriven nFET passgate shows lower resistance than the standard nFET
passage, and better resistance than the transmission gate over most of the range for
a floating-gate voltage of approximately 7 volts. This shows that designs without an
explicit gate capacitor are feasible switch designs.
as injection voltage, and the row as an injection enable, the devices in the matrix can
be selected individually. The schematic of the tiled switches and layout are presented
in Figure 20(a) and (b).
4.4.2 Switch Performance
Since the digital performance of a device is based upon its impact on the entire system
performance, digital system performance is difficult to quantify for a single device;
therefore, the characteristics of this device must be compared in an analog sense. The
performance measurements were done in the same method as floating-gate pFETs in
previous work [15].
The nFET switch has two distinct states as a switch: “on” and “off”. Hot-electron
injection was used with 7 volts across the device to force injection over a large current
range. The “off” resistance was found experimentally to be greater than 250MΩ
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without gate control. Tunneling was used to turn the nFET “on”. The measured
“on” state resistance of the nFET passgate is shown in Figure 21(b), along with
other device types. The resistance was measured by fixing the potential across the













2κ (Vfg − VT0) ((Vs + 25mV )− Vs) + V 2s − (Vs + 25mV )
2)]R.
The resistance was calculated with the value of 25mV in order for a comparison with
previous work[15, 18]. From (54), one can see that the current will decrease as the
source rises, which will result in a change of the effective resistance of the transistor.
The “on” resistance of the fg-nFET passgate was found to vary between 5kΩ and 9kΩ
for a floating-gate charge, VQ, of approximately 7 volts. Another change in effective
resistance is possible due to the coupling of the source into the floating-node, and the
important result of this data is that coupling from the nFET device channel into the
floating-gate did not significantly affect the resistance, as seen in Figure 21 (b). This
complex capacitance that affects Vfg is described as
















in this architecture, meaning that the condition of the pFET device and tunnel-
ing capacitor to ground during runtime dominated coupling into the floating node.
The effects of this coupling are clearly seen in Figure 21(a), and further device non-
idealities causing the increase in resistance as the channel voltage increases described
in other work [8]. Note that no nFET injection was seen on this process.
4.5 Switch Elements
Switch elements are the fundamental building block of reprogrammable architectures,
such as FPAAs and FPGAs. Any switch element has two fundamental components,
45
the signal-path switch and state-storage. Transmission gates are the preferred de-
vice for rail-to-rail signal-path operation; however, transmission gates require more
physical area and have higher capacitance than single-transistor devices. In the case
of a single-transistor switch element in a CMOS process, the designer has a choice
of either an nFET or a pFET for the switch element. nFET passgates are used in
FPGAs because of their high density, and pFET-based passgates have been used in
FPAAs because the gate can be overdriven [15].
Representing the switch matrix of a reprogrammable architecture as a resistor-
capacitor network allows for quick analysis of routed paths before spending time on
a full-scale SPICE simulation. If assumptions on the bounds passgate operation can
be made, a zeroth-order model for resistance through the passgate can be used. The
worst-case resistance for an “On” switch is the highest resistance over the operational
range. Conversely, the worst-case resistance for an “Off” switch is the lowest re-
sistance. It is desirable to approximate a switch matrix as a RC network for hand
calculations; however, the capacitor values for a switch matrix cannot be extracted
without knowledge of the matrix architecture, but being able to estimate the switch
resistance is a good start. The compact EKV model is a convenient tool for estimating
switch resistance because it is a symmetric model that includes both above-threshold
and subthreshold operating modes in a single equation.
4.5.1 Theoretical Switch Analysis
The switch model assumes ohmic regime operation, that only Vg, Vs and Vd change
and that the degradation of the mobility can be used to approximate higher order
terms. It is also assumed that changes in other terms are negligible for above threshold
operation. The switch model starts with the compact EKV model, which is a simpler
version of the EKV MOSFET model [35, 12]. This model requires extracted values
for mobility, the capacitive ratio from the gate to the surface of the channel through
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the oxide, κ, and the threshold voltage.
4.5.2 Compact EKV Expansion
Starting from the compact EKV model in (56) with the channel current as the com-
bination of the forward and reverse current in (55) [35], an “On” switch will be in
above-threshold operation, (Vg > VT0), and the current can be derived as (57). The
physical terms that scale the current are drawn width and length of the gate capacitor
that are used to calculate Cox to the channel surface. The resulting current equation
is



















(κVg + (1− κ)Vb − κVT0 − Vs,d)2 . (57)
In the context of a nFET switch, one may set the bulk to ground, which simplifies (57)
into (58). Furthermore, the ideal switch has a very small voltage drop and therefore















2κ (Vg − VT0) (Vd − Vs) + V 2s − V 2d
)
(59)











through (56) and (55) by assuming bulk reference.
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4.5.3 Mobility Estimation
The channel mobility of electrons will be constant for a particular vertical electric
field [58]. As the electric field decreases, the mobility degradation due to interface
collisions will also decrease [55]. The assumption is made that the higher- order effects
of the MOS capacitor will change the channel current less than fixing the effective
mobility as the measured the mobility found at a bulk-referenced source. A test
called a “gatesweep” where the gate of a device is swept across the operating range to
measure the change in current for change in gate voltage is valuable for determining
device characteristics. This gatesweep can be used to approximate the mobility at
a Vds resulting in an effective mobility, µg, for a Vg. Starting from (59), one can
assume that squared terms have a negligible contribution to the channel current, Ion,
for small Vds where Vs = 0V and therefore can be neglected. This assumption also
allows one to cancel the κ terms, which results in an equation independent of the




µCcox ((Vg − VT0) (Vd − Vs)) . (61)






Cox ((Vg − VT0) (Vd − Vs))
. (62)
4.5.4 Other parameters
The threshold voltage is defined as the point where the current in the channel is
half drift and half diffusion [17]. The nFET threshold is extracted from a gatesweep
with the source and drain at GND and Vdd where the measured current is half that
predicted by the subthreshold current equation. The value of κ above and below
threshold is extracted from the same gatesweep [42].
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Figure 22: (a) and (b) report measured data for two different drain conditions. (a)
presents a gatesweep for Vds = 3.3V of a minimum-sized, nFET transistor used to
extract the above and below threshold κ, and the threshold voltage VT0. The threshold
voltage is the gate voltage, Vg, where the measured current is half that predicted
by the subthreshold current equation. The body coefficient, κ, was extracted by
fitting the compact EKV model to the curve for Vg from 100mV to 1V above VT0
so that velocity saturation was avoided. For a Vds for 3.3V, mobility degradation
due to velocity saturation was noticed at approximately a Vg of 2.8V. (b) presents
a gatesweep of Vds = 25mV where Vs = 0V was used to approximate the low field
mobility for Vg = 3.3V . The small Vds forces the transistor into the ohmic regime
of operation; however, mobility degradation due to high field results in non-linear
operation. The mobility of electrons for ohmic regime operation will be limited by
mean time between collisions at the oxide interface as they are attracted to the high




The resistance of a passgate is ideally linear, and can be found by the equation
V = IR. To calculate the “On” resistance, a substitution of Vds = Vd − Vs is made







2κ (Vg − VT0) (Vds) + (Vd − Vds)2 − V 2d
)
. (63)







2κ (Vg − VT0) (Vds)− 2VdsVd + V 2ds
)
. (64)









(2κ (Vg − VT0)− Vd − Vs.)
. (65)
Equation (65) calculates the worst-case “On” resistance for an operating point. Equa-
tion (65) is valid as long as the device remains above threshold. At the point where
the solution to (59) becomes less than zero, the device enters subthreshold operation
and the above-threshold assumption fails. Starting with (59), the minimum gate-
voltage, Vg, required for the passgate to remain “On” for a given Vds is defined by







2κ (Vg − VT0) (Vd − Vs) + V 2s − V 2d
)
, (66)
and then substitution for







In the case of a passgate, the minimum Vg for rail-to-rail operation would be found by
setting Vd = Vdd. The “Off” resistance of a switch is found through the subthreshold













Assuming the worst-case current when conduction is not desired, the resulting in a
relationship is independent of the source and drain voltages because the dominating
term are Vg and VT0. Applying V = IR to (69) and solving for resistance results in
Roff =
Lκe(κVT0−Vg)/UT (Vd − Vs)
WU2TµCcox (e
−Vs/UT − e−Vd/UT )
, (70)






The value of Roff is useful because a switch matrix has many parallel switches and
therefore parallel resistance. This value can be used to estimate the worst-case leakage
through the “off” switches in parallel by dividing Roff by the number of “off” switches
on a wire.
4.5.6 nFET Passgate Analysis
The theoretical analysis presented in Section 4.5.1 was verified through an IC fabri-
cated in a 0.5 µm, scalable CMOS process available through MOSIS. 25mV was fixed
across a minimum-sized nFET passgate and swept for different gate voltages. The
BSIM 3.5f device information provided by MOSIS was used as a comparison.
4.5.7 Parameter Extraction
The above threshold current equation (54) requires the above-threshold κ and effective
mobility at Vds = 25mV . A gatesweep with Vds = 3.3V was used to extract κ and VT0.
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A log-fit of the subthreshold region, derived from (56), was used to identify threshold,
Figure 22(a). κ was extracted by fitting (54) to the curve for Vg from 100mV to
1V above VT0 so that velocity saturation was avoided. For a Vds of 3.3V, mobility
degradation due to velocity saturation was noticed at approximately Vg = 2.8V for
this particular device. A gatesweep with Vds = 25mV , shown in Figure 22(b), was
used to extract the low-field mobility using (62) for a gate voltage of 3.3V. The
small Vds forces the transistor into the ohmic regime of operation; however, mobility
degradation due to high field results in nonlinear operation. The mobility of electrons
for ohmic regime operation will be limited by mean time between collisions at the oxide
interface as they are attracted to the high field from the gate [58]. The mobility is
highest at Vg = VT0 and degrades steadily as the gate voltage increases. This mobility
degradation effect can clearly be seen in Figure 22(b). The extracted mobility at VT0
nearly matched the U0 term given as a BSIM parameter by MOSIS.
4.5.8 Applied Model
Using the compact EKV model from Section 4.5.2, and the parameters extracted in
Section 4.5.7, the model can now be compared to actual data. The source and drain
terminal of a minimum-sized, nFET passgate with a gate voltage of 3.3 volts was
swept from GND to Vdd with a 25mV potential forced between the drain and source.
The measured data, the BSIM simulation from the parameters provided by MOSIS
and the compact EKV model from Section 4.5.2 are shown in Figure 23(a). Even
though higher-order effects are ignored, the model represents a worst-case current
value for the device until the device enters subthreshold and then becomes invalid at
the point calculated by (68).
The passgate resistance is reported in Figure 23(b). The passgate resistance in-
creases as Vd increases until a worst-case Ron resistance of approximately 10kΩ at
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Figure 23: (a) and (b) report the measured passgate behavior as current and resis-
tance respectively. In (a), the source and drain terminal of a minimum-sized nFET
passgate with a applied gate voltage of 3.3 volts was swept from GND to Vdd with
a 25mV potential forced between the drain and source. The figures include the re-
sults from the measured data, the BSIM simulation from the parameters provided by
MOSIS and the compact EKV model. The model describes the worst-case operation
of the nFET while it remains in above threshold operation even though it neglects
higher-order effects. In (b), the resistance of a minimum-sized nFET passgate with a
gate voltage of 3.3 volts. The worst-case resistance is 10kΩ at Vd = 1.8V with a fixed
Vds of 25mV. The resistor approximation is valid as long as Vd < 1.8V .
53

























measured data  V 
g 
=6.0V 
predicted data  V 
g 
=6.0V 
measured data  V 
g 
=5.28V 
predicted data  V 
g 
=5.28V 
Figure 24: The figure reports the measured resistance of a minimum-sized nFET
passgate with the gate voltage, Vg, fixed at 6.0 volts so that the device operates as a
“switch” between input voltages from 0V and 3.3V . The worst-case resistance is 3kΩ
at Vd = 3.3V with a fixed Vds of 25mV. The minimum Vg required for 3.3V operation
was predicted to be 5.28 volts and one can see the resistance increase as Vd approaches
3.3V .
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Vd = 1.8V , after which the switch resistance moves to the Roff model. This demon-
strates that for the device to be described using the resistor model in (65), Vdd cannot
exceed 1.8V if the gate voltage, Vg, is only 3.3 volts, at which point the resistance
is approximated by (70). In the case of a passgate-based FPAA switch matrix, this
method could be used to determine the maximum signal amplitude about a common-
mode voltage.
It is obvious that for the resistor model to hold, Vg must be higher than the
maximum Vd seen by the passgate. As an example of the ease of using this method for
resistor representation, starting the boundary calculation from (68), I can calculate
the minimum Vg required for maximum Vd = 3.3V as 5.28 volts. This boundary
condition is the absolute minimum gate voltage required for the above threshold
approximation to remain valid. In practice, one would want to exceed this value.
Figure 24 shows the measured resistance through the nFET passgate for a Vg of
5.28V and 6.0V . The value of Vg = 6.0V was picked as it was the next whole number
above the calculated minimum voltage. The worst-case resistance for Vg = 6.0V
predicted by the model is 3kΩ at Vd = 3.3V , whereas the the actual resistance value
is 1.6kΩ. The difference between the predicted and measured values is due to the fact
that the second-order MOSFET effects have been completely ignored in the compact
EKV model from which this work is based.
4.6 Predicting The Velocity Saturation Boundary of Above
Threshold Operation
The saturation current is limited by velocity saturation at submicron feature sizes
and, as feature sizes decrease, the velocity saturation effects are observable closer
and closer to threshold. I believe that velocity saturation is reached as soon as the
device enters above-threshold operation for effective lengths less than 25 nm. I take a
qualitative approach to the examination of velocity saturation at subthreshold, above
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threshold, and at threshold. In the case of subthreshold operation, the diffusion-
based movement of charge results in some number of electrons moving a distance.









where n is the number of electrons, Dn is the diffusion constant, and x is the effective
channel length. This velocity is illustrated in Figure 25(a). If velocity saturation
is known, one can solve for what conditions cause saturation. To estimate velocity
saturation for carriers in diffusion, I start with (72) and assume that motion across












where ns is the carrier density at the source side and l is the channel length. One
will quickly notice that as x → l, the velocity approaches infinity, showing that
qualitatively, it is possible to reach v = vsat in subthreshold.
For the above threshold case, I first assume that velocity is a function of field and
mobility, and therefore, the current is simply charge moving through the channel at
some velocity, as defined by I = vQl, where I is current, v is velocity, l is length, and
Q is charge that is proportional to the gate voltage as
Q ∝ κ (Vg − Vth)− Vs. (74)
The band structure for the resulting case is illustrated in Figure 25(b). For a low
source-drain field, a “saturated” state exists that is independent of horizontal field
due to increased vertical field that causes increased collisions as the gate voltage
increases [8]. The more commonly considered case is for large source-drain potentials





















Figure 25: The conduction band is drawn for a nFET in diffusion transport, drift
transport and the threshold boundary where charge transport is half drift and half
diffusion in (a), (b) and (c) respectively. Velocity saturation is simply a limit of the
movement of carriers across the effective channel length. In both diffusion and drift
transport, a velocity saturation condition exists. In diffusion transport (subthresh-
old), the velocity is a function of the number of carriers at the source and the effective
channel length, as illustrated in (a). The drift transport (above threshold) case for
velocity is simply the channel length and applied voltage, as illustrated in (b). The
most interesting case is where channel current is half drift and half diffusion as illus-
trated in (c). In this case, the voltage is approximately 2UT , and the velocity of the
carriers may be high enough that velocity saturation is reached just at threshold for
short channel lengths.
The most interesting case for velocity saturation is at threshold when drift current
is equal to diffusion current, as illustrated in Figure 25(c). The simplest way think
about this condition is to consider a length of n-doped silicon. Making the assumption
that the charge distribution is linear, I can make a series of simplification for combined
drift and diffusion movement and lump terms, resulting in















(V + Ut) . (75)
In (75), the equation shows that when drift is equal to diffusion, V = Ut, resulting
in a potential drop across the channel of approximately 2Ut. What is interesting is
that velocity saturation occurs for fields of about 2 V/µm for sub-micron feature size
processes. With the assumption that vsat = 2V /µm, consider slope in the channel
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If (76) is rearranged and the field is replaced with the saturation assumption, the





showing qualitatively that a device of 25 nm in length is in velocity saturation as
soon as one enters above threshold operation. This fact demonstrates the importance
of a model that interpolates well through transitional regions and has significant
ramifications for digital design because the saturation current will be just at threshold.
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CHAPTER V
TEMPERATURE ROBUST SUBTHRESHOLD CIRCUITS
THROUGH A BALANCED FORCE APPROACH
The subthreshold region of transistor operation has a strong dependence on the ther-
mal voltage and channel divider; however, implementations of these circuits are sur-
prisingly robust. I present a design method for subthreshold circuits that is intuitive
with applications in both teaching and design. The diffusion-based current has simple
physics that allows one to make the assumption of a fixed source-channel potential
that will then govern the voltages seen across the remaining devices in the circuit.
5.1 Diffusion Movement: A Capacitive Approach
Electrical devices are analyzed by balancing the forces that enter and exit the system.
The flux that enters the system must equal the flux that exits. This is analogous to
the analysis of a truss through static forces in mechanical engineering. In an electrical
system, the balance of force can also be used to analyze a system. MOSFET devices
in subthreshold have very simple physics due to diffusion transport, and this device
behavior is dominated by the surface potential at the channel. The capacitive dividers
that couple from the gate of the device to the channel surface can be used in a “balance
of force” approach to model device behavior. In a circuit where symmetry exists, the
balance of electrical force is analogous to the balance of mechanical force that one
would see in a beam, as illustrated in Figure 26. This approach allows the modeling of
device behavior even if it is not completely true to the physics. This balance of force
approach can be taken because the current is completely dependent on the source-

















Figure 26: An example of electrical and mechanical systems that can be solved based
upon a balanced force approach. The length of a beam is synonymous to resistance,
and voltage is synonymous to force.







where f is some function behavior, UT is the thermal voltage, ΦSC is the source to
channel potential, and Ix is some prescalar. Behavior of the current is primarily based
then the capitative coupling that changes around ΦSC , because it is effectively fixed.
5.1.1 Diffusion Transport
The current though a subthreshold MOSFET is set by the source-channel potential,
ΦSC ; however, the standard form MOSFET equations are voltages, so I will start from
a voltage driven current description. The Enz-Krummenacher-Vittoz (EKV) model
describes the transistor’s operation continuously between the subthreshold region of
diffusion-based charge movement to the above-threshold region of drift-based charge
movement [12]. A variant of the EKV model is the compact EKV model, which
interpolates around the threshold current and does not include drain effects, such
channel modulation or DIBL[35] . The compact EKV model for a nFET is


















































Figure 27: The illustration represents the drawn nFET layout, terminal voltages,
and the effect of these voltages on the surface potential, ψs. Assuming that both Cox
and Cdep are fixed, the coupling from the gate voltage to the surface potential can be
described as ψs = κVg. The difference between the channel potential, Ψs, and source
voltage, Vs, results in ΦSC that sets the device operation in subthreshold.
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where Vg is the gate voltage, Vs is the source potential, Vd is the drain potential and
Vb is the bulk potential of the four-terminal MOSFET device. The corresponding
voltages can be visualized through layout and a band diagram that is illustrated in
Figure 27. Other terms that are fixed during fabrication are the mobility, µ, the
oxide capacitance per unit area, Cox, that is partially defined by the drawn width W
and drawn length L, the thermal voltage UT , and a divider term κ. The threshold













and the Ith term has temperature dependence that is proportional to T
1
2 , which is










where Ith is the current at threshold, which is nearly in the desired form of (78). The
current is now in a form of the surface potential, ΦSC , as a function of VT0, which
has a linear dependence with UT , plus a constant due to the offset at the flatband
condition. VT0 is discussed in detail in Section 5.2.2, and is shown as as (109). If I
assume that this offset term is fixed for all devices, the term can be simplified to only
ΦSC . The implication of (84) is that one expects Vs to follow Vg because ΦSC must



































Figure 28: Assuming that no current is lost through junctions or on the output node,
the flux through the circuit is fixed; therefore, the source-channel potential of both
M1 and M2 must be identical.
5.1.2 Source Follower
In order to explore the interesting implications of a fixed source-channel potential,
ΦSC , as described by (84), consider the source-follower. In a series of subthreshold-
biased devices, the charge that flows through the system is bound completely by the
channel potential of the device at its lowest potential. Consider the common-drain
amplifier that is shown Figure 28. The amplifier is made from two identical nFETs
with the source of the bias transistor, M1, to ground. The source-channel potential
of both devices (ΦSC1,ΦSC2) must be the same for a constant current; therefore,
whatever current is set through M1 by Vbias will also be present in M2, assuming no
current is lost through Vout. As the gate of M2 moves, the source voltage of M2 must
also move to satisfy the condition of no current loss. This is the same behavior that
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κ1Vbias = κ2Vin − Vout. (88)
If one assumes that the κ terms are matched, the gain of the amplifier is κ and the
offset of κVbias is a constant, a simplification can be made from (88) resulting in
Vout = κVin − κVbias. (89)
(89) can then be modified to show the relative change from input to output for a
fixed bias as
∆Vout = κ∆Vin. (90)
The form of the above equations have the interesting property of being independent
of the drain voltage due to saturation. The equation in (90) is also independent of
temperature due to the lack of a thermal voltage term, UT . Furthermore, the drain-
channel potential of M1, ΦDC1, must change with a change in Vin; however, for the
source follower no effects were noted from this change in drain voltage as long as
M1 remained in saturation. The result is what can be described as a gain set by κ,
and a capacitive relationship between the input and output through the divider as
described in (90). Figure 29 illustrates this capacitive relationship. The source will
follow the gate at a gain of κ because ΦSC is fixed due to the bias transistor. The
mechanical analog to this behavior is that of a beam with a fixed pivot at an end
and the force applied at the other with the surface potential at some point along the
beam. The capacitive divider represents the distances from this point with the pivot





















Figure 29: If the current is fixed through a saturated transistor, as in the case
of the source follower, the source voltage must track the gate voltage; therefore,
ΦSC = κVg − Vs. The depletion capacitor is not drawn because it is lumped into κ.
5.1.3 Common Source Amplifier
The common source amplifier is an interesting circuit to consider when using a ca-
pacitive approach to describing electrostatic behavior because the source is tied to
the bulk. Consider the common source amplifier in Figure 30 that is operating in
saturated-subthreshold. If the bias current is fixed through Vbias, the source to chan-
nel potential must also be fixed for both devices, so the source of the follower FET
cannot follow the gate for a fixed current. Conceptually, the result can be described
as a change in the divider that occurs and pulls on the drain. The capacitive divider
has not changed, it behaves as if it has changed due to the behavior at the drain
edge. In Figure 30, the source (Vs) is fixed because it is tied to ground. Assuming
that Ibias is fixed and forcing a current through the amplifier, for a fixed current, the
potential from the source-to-channel, ΦSC , will also be fixed. This means that the
surface potential, ψs, is also effectively fixed. This fact has the interesting implication
that one can treat the coupling to the channel as a divider between the gate voltage
and drain voltage. The gate voltage couples to the surface potential of the channel






















Figure 30: The band diagram for the nFET of a common source amplifier is shown.
For a fixed current, the drain voltage must move opposite the gate voltage. To
satisfy the condition in the illustration, the source-channel potential must be static
for saturated operation. This behavior is much like a balance of forces where the gate
and drain voltage must satisfy the condition set for ΦSC by the bias FET.













































































Figure 31: The inverter is a familiar circuit that is a good example for considering the
behavior of circuits in subthreshold and some of the practical effects of voltage. The
data presented in (a) was taken from an inverter across a range of supply voltages,
and then normalized. The inverter was made of discrete, well-matched FETs with
the dimensions of 2 µm square devices on a commercially available 130nm process.
(b) reports the maximum gain for the inverter in (a).
66
surface through an implicit drain capacitor with only a fraction of the gate or drain

















Assuming that the charge is conserved between the FETs in the amplifier, the equation
in the simple form for a pFET and nFET in series becomes
Ithnf
(









where Ithn and Ithp are the threshold currents for the nFET and pFET. In the simplest
case, Ithn = Ithp and then (93) can be simplified to
κnVin + σnVout = κp (Vdd − Vbias) + σp (Vdd − Vout) . (94)
If assumptions are made for matched device behavior, and defining σ = σn//σp, (94)
can be written as
κ∆Vg = −σ∆Vd + Vconst, (95)
where Vconst is the fixed bias term, κp (Vdd − Vbias). Substituting Vd = Vout and Vg =





where the gain term is κ/σ. The mechanical analog for this behavior is that of a beam
balanced by the forces of κVg and σVd with the pivot set by an opposing force of ΦSC .
Figure 31 shows a special case of the common-source amplifier, the inverter. The
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data presented in Figure 31(a) was taken by measuring the input-output relationship
of the inverter for varying values of Vdd. Figure 31(b) reports the maximum gain for
a Vdd. For the case of a low Vdd, where the devices are not in saturation, the σ goes
to zero. Starting from (94), the resulting gain equation is ∆Vout = −κ∆Vin, and this
result is seen in Figure 31(a) for Vdd of 0.15V. The increase in gain is almost linear
with the increase in Vdd until one of the devices leaves subthreshold, as seen in Figure
31(b). To explain this change in gain, one needs to consider that the Early effect
manifests itself as channel current dependence on drain voltage. Because I assume
that ΦSC is constant, I assumed that the Early effect was unchanging. If I assume









which shows that the change of VA is approximately linear with the device drain
voltage[23]. This agrees with other work that showed for a step junction the drain
dependence on VA is approximately linear [11, 23, 13]. The small signal model resis-













and the effects of this change in transconductance can be seen in Figure 31(a) at the





This relationship is the cause of the gain changing with an increase in Vdd for the
inverter because the saturated devices show a greater range in drain-source voltage.
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Table 3: Temperature dependent terms of diffusion-based current and approximate
behavior over temperature.
term name unit deviation per
q electron charge eV negligible
W drawn width meters negligible
L drawn length meters negligible
k Boltzmann constant eV/K negligible
µ mobility m2/(eV s) lattice
N0 carrier density cm−3 fixed
ϕ0 barrier eV negligible
5.2 Temperature Dependence in Subthreshold Circuits
The subthreshold region of operation is generally not considered to be temperature
robust due to the explicit thermal voltage term in the exponent as in (83); however,
input to output voltage relationships for circuits, such as in (90) and (96), have no
explicit temperature term. The remaining temperature dependence is due to implicit
terms that are weakly temperature related, such as band-gap.
5.2.1 Summary of Temperature Dependent Terms in Diffusion Movement
The temperature dependence of individual terms from the current equations are listed
in Table 3. The diffusion current dominates in the subthreshold regime of operation,
and drift current dominates in the above threshold operation regime. The channel
current, I, of a MOSFET is can be described as the current at a position, x, which
results in
I(x) = Idiff (x) + Idrift(x). (101)
The transition between diffusion and drift currents occurs at the device threshold,
a point that I will define as when the current in the channel is half drift and half
diffusion. Starting with the diffusion current,
Idiff (x) = qNvdiffx, (102)
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where q is the charge of an electron, N is the charge density, x is the drawn chan-
nel width, and vdiff is diffusion velocity and µ is mobility as a function of velocity











is the gradient from the source to drain that is the difference in energy
barriers with respect to the length at point x of the device as one moves across the
channel, which is the physical distance between the barriers. Further expansion to











e(qVs)/(kT ) − e(qVd)/(kT )
)]
, (104)
where N0 is the carrier density at the Fermi level, Ψ is proportional to κVg and ϕ0 is
the built-in barrier. The temperature dependence of each of these terms is list in Table
3, and it is obvious that dominating temperature term is the thermal voltage because
other terms have a very small dependence on temperature. Even with the explicit
temperature terms, equating the currents through two devices that operate at the
same temperature in subthreshold, such as in a source follower, will mathematically
cancel out many of the terms.
5.2.2 Temperature Dependent Terms
Upon inspection of the Compact EKV question, (80), the thermal voltage, UT , is
the only term that explicitly has a temperature dependence; however, the threshold
voltage will also shift linearly over temperature, as shown experimentally in Figure
32, at a rate of approximately 1mV per degree Celsius. This section will result in a
description for VT0 in the form of
VT0 = A1 + UTA2, (105)
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Figure 32: (a) and (b) show the threshold change over temperature for two processes.
(a) reports the extracted threshold voltage over temperature for a pFET of 2 µm in
width by 2 µm in length on a 0.5 µm process. The 2 µm FET shows a shift in threshold
that is approximately linear with temperature. Furthermore, this threshold shift is
almost unaffected by the drain voltage. (b) reports the extracted threshold voltages
for pFET of 2 µm in width by 2 µm in length on a 350 nm process. The 2 µm
FET shows a shift in threshold that is approximately linear with temperature and
that change is almost independent of temperature. The change in threshold for (b)
is approximately 1mV per degree Celsius. The change in threshold in (a) is slightly
more than expected, and the change is most likely due to a constant offset due to the
ESD diodes.
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Figure 33: (a) shows the extracted threshold voltage over temperature for pFET of
2 µm in width by 350nm in length on a 350 nm process. The 350nm FET shows an
almost linear shift in extracted threshold voltage. (b) shows the extracted threshold
voltage over temperature for pFET of 2 µm in width by 300nm in length on a 350 nm
process. The 300nm FET shows an almost linear shift in extracted threshold voltage.
The rate of change over temperature changes with temperature dependent behavior
of depletion encroachment that changes the effective channel length.
where VT0 is proportional to UT , and fermi level offsets are absorbed by the “A” terms.
Referring back to (80), the term with the strongest temperature dependence is the
thermal voltage, UT . The explicit temperature term in UT is the cause of the shift in
threshold current over temperature. In order to determine how temperature affects
the threshold voltage, channel surface must be described for a gate voltage. The
threshold is generally defined as where the relatively abrupt inversion of the channel
occurs at ψs = 2ϕf when the surface potential (ψs) is twice the Fermi potential [17];
however, a capacitive divider exists from the gate voltage to the surface potential in
subthreshold. Thus, the surface potential, with respect to the gate, is
ψs = κVg. (106)
For the pure MOS capacitor, the channel behavior is governed by the surface potential,
ψs, as seen at the surface from the gate, Vg, that is a variable capacitive divider, κ,
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Figure 34: (a) and (b) show the channel divider, κ, and extracted intercept from the
drain sweep for a less-than-minimum sized pFET at 300 nm on a 350 nm process.
The extracted κ for larger devices showed an immeasurable change with drain voltage,
and the same shift over temperature. The device in (a) is presented because the shift
due to charge sharing from the drain voltage can clearly be seen.





where Cox is the oxide capacitance per unit area and Cdep is the depletion capacitance





where W is the drawn width, L is the drawn length, tox is the oxide thickness, and
ϵox is the permittivity of silicon dioxide. All of the terms of the oxide capacitor
are relatively temperature robust, and can be assumed to be effectively temperature
independent. The oxide capacitance is also physically independent of the channel
charge. Assume for a moment that the depletion capacitor, Cdep, is also fixed. This
assumption results in a modified description for the threshold voltage, VT0. Including
the flatband voltage and the channel divider κ, the equation for the threshold voltage
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becomes




where VFB is the flat-band voltage that includes trapped charges, the Fermi voltage
ϕf , and κ is coupling from the gate to the surface.
Returning to Cdep, the depletion capacitor is dependent on channel charge. Con-
sidering that surface potential governs the amount of charge in the channel, I start by
considering the depletion effect on the channel. A constant charge per unit volume is
generally assumed and is ρ = qND. To satisfy this condition, I must assume that the
substrate is uniformly doped, and the mobile charge is at the channel surface. Defin-
ing a coordinate system where x is perpendicular to the channel surface with x = 0
at the depletion edge and x = x0 at the channel surface, the field in the depletion
layer is ρx
ϵs









where ϵs is permittivity of the silicon, q is the charge of the electron and ND is
donors per unit volume [36]. All of the terms of the depletion capacitor are relatively
temperature robust, and can be assumed to be effectively temperature independent.
Therefore, without considering changes due to higher order effects, the channel di-
vider, κ, is temperature robust as ψs approaches 2ϕf .Returning to (109), the Fermi
level is defined as







where UT is the thermal voltage, VBG is the band-gap, and NC and NV are the
density of states for the conduction and valence bands respectively. Expanding (111),
the resulting equation is













where the temperature dependence of NC and NV is proportional to T
3
2 ; however,
the change in NC and NV over temperature is small when compared to UT . This
implies that the shift of VT0 should be approximately linear with temperature due
to the UT term and that the threshold voltage increases with temperature. This is
the same as the measured device behavior that is shown in Figure 33(b). Equation
(112) identified that the threshold voltage will increase relatively linearly with tem-
perature; however, the conditions of the source and drain voltages were ignored. The
effects of Drain-Induced Barrier Lowering (DIBL) cause charge to be injected into
the channel to show an increase in current in both subthreshold and above-threshold
modes of operation. The assumption of abrupt depletion boundaries make the Cdep
term idealized; however, longer channel devices have less charge sharing and deple-
tion length changes so that κ is effectively linear with respect to the source and drain
condition [45]. The realities of depletion encroachment in short-channel devices can
be seen in Figure 33(a). Both of the devices in Figure 33 show a linear relationship
to extracted threshold and temperature; however, the shorter than minimum length
device has an offset in the threshold due to depletion encroachment because of the
drain voltage. The effect of the drain voltage causing depletion encroachment is also
seen in κ, as shown in Figure 34. The 2µm length device shows none of the drain
coupling effects and has a threshold shift that is the same regardless of drain voltage
within measurement and extraction error. In reality, a shift in threshold and κ must
exist due to depletion encroachment, but it is immeasurable as it is less than the
precision of the test equipment. The threshold voltage of the longer device is further
from the bulk-reference because the charge sharing at the source and drain edges have
a smaller effect on the channel length.
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 "n" as described by Card et al. 
(c) (d)
Figure 35: The data from Card et al. [6] was extracted from the photocopy using
the Datathief software. (a) is the original gatesweep data and (b) is the same data
imported into MATLAB and plotted. (c) is the original “n” plot from the photocopy
and (d) is a recreation of (c) that was extracted from imported data in (b).
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5.2.3 Temperature Independence of κ
The channel divider, κ, as defined in (107), has a mixed history of temperature in-
sensitivity [6]. The 1979 work by Card et al. reported a temperature dependence of
the subthreshold slope, which was greater than expected than by the thermal volt-
age alone. This behavior was reported as “interface state” temperature dependence;
however, in a 350nm process, I did not notice such a dependence. In order to ex-
plore this discrepancy, I extracted the data from a photocopy of the article using the
Datathief software and imported the data into MATLAB for processing [53, 41]. Fig-
ure 35 shows the extracted data along with the photocopy source. These data curves
represent a gatesweep of a 1979 MOSFET with largely unknown characteristics, and
unknown protection circuitry. I show that some of what was reported by Card et
al. is probably leakage due to protection circuity. I believe that ESD protection
was used because of a history of concern regarding static discharge and MOSFET
devices. I fabricated devices that did not include diode protection, which are used for
the comparison. I show that the effect reported as temperature dependent “interface
state” changes over temperature that correlate to an increase in current is no longer
present in modern processes or is too small to extract from my measured data in an
after-the-fact manner, or at the temperatures that I was able to achieve.
Figure 35(a) is the photocopied drain-current graph that was extracted and recre-
ated as Figure 35(b). The data from Figure 35(a) was then used to calculate Figure
35(d) in the same manner as Figure 35(c). One should note that a period and negative
sign are missing from copy process in Figure 35(a).
Instead of using κ notation as in (107), Card defined the channel divider as
n =
Co + Cd + Css
Co
, (113)
where n is just the slope of ln(ID) vs. Vs, which makes κ equal to 1/n. In 1979, Card
found a temperature dependence on κ to be greater than what was expected by the
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Figure 36: The change in κ over temperature reported by Card et al. [6] in 1979 is
presented in (a). The change in κ of a pFET device that was used for a bias generator
over temperature is presented in (b). This pFET device data is presented because it
was the most carefully characterized device over temperature, and it showed a sharp
contrast from the data presented by Card. et al.
thermal voltage alone; however, as of 2009, I had not seen such a direct dependence.
In Figure 36, I have taken Card’s data to produce a κ plot from their nFET in (a) and
plot of κ over temperature from a well characterized pFET in (b). The data in 36(b)
is from a 2µm square pFET, which is the same pFET that I use as a current source,
which was fabricated on a 350nm process in 2009. Figure 36 shows that there is a
difference in measured behavior between 1979 in (a), and 2009 in (b). The question is
why does the temperature dependence on κ shown in (a) is not shown in (b). Figure
37 shows the extracted drain current graph from Card, (a) with an analogous drain
current graph in (b) from a nFET device that measured 350nm long by 2µm wide on
a 350nm process. When compared to (a), the graph in (b) shows a device that has
a significantly larger subthreshold region; however, it still does show a current floor
at temperature. The current floor in (a) looks very much like data from devices that
I previously fabricated that had diode protection on the source and drain terminals.
The data shown in (b) is from devices which have no explicitly drawn ESD diodes;
however, an implicit diode does exist from the drain to the bulk. I believe that this
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Figure 37: The drain current data reported by Card et al. [6] that has the current
floor offset removed is presented in (a). The drain current data over temperature
from a nFET device that measured 350nm long by 2um wide on a 350nm process is
presented in (b). Notice that the device in (b) has a significantly large subthreshold








Figure 38: An illustration of the ammeter location and connections used to create
the nFET gatesweeps over temperature. The junction diodes are noted from both
the drain and source to the bulk.
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implicit diode from the drain junction to the bulk is the cause of the measurement
floor over temperature, and this current can be subtracted out. An illustration of
the nFET test setup and the location of the implicit diodes is shown in Figure 38.
The ammeter attempts to pin the drain voltage, Vd, to Vdd, which was 3.3 volts.
The junction drain junction diode, Dd, is reverse biased and should have the current
increase with temperature. The equation for a reverse biased diode is transcendental
in form, so does not have a close-form solution for current change over temperature;
however, we would expect that current change would have a form of
Is ∝ e−EG/(2nqUT ), (114)
where EG is the silicon band gap, nq is the diode “quality” and UT is the thermal
voltage. The value for nq is expected to be between 1 and 2. (114) is the slope of an
extrapolated line between the measured minimum drain currents at each temperature






and used to extract nq. The data for minimum currents plotted against temperature
change is presented in Figure 39. The result of modeling the minimum current re-
vealed that leakage current consistent with a diode exists for the 350nm device, which
is shown in Figure 39 (b). The diode in (b) has a quality factor of 1.598, which is
consistent with a value that is expected for a diode. The Card data revealed some-
thing that is more complicated than just a diode alone because the quality factor is
0.794, for the data shown in Figure 39 (a). The change in current is still logarithmic
with temperature, but with a substantially higher slope than just a single diode. It is
possible that the data was from a CD4007 MOSFET pair, which was available at that
time, and has very similar drain current characteristics[25]. According to the CD4007
data sheet, the ESD protection for the CD4007 consists of diode clamps and then a
resistor to another set of diode clamps. If this structure exists in the transistors that
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Card used, it is possible that this structure is causing a voltage change over temper-
ature. This would result with the gate voltage being different from what is measured
at the input pin and thereby affecting the measured current, and this structure would
also affect the drain and source terminals to cause slight voltage changes to affect the
current.
Using the leakage information from Figure 39, new κ values over temperature
were extracted with the result shown in Figure 40. Even with the diode leakage
extracted, κ did not revert to a relatively fixed value. I expect for a large device that
κ would be effectively unchanging, but a short device will have different κ values for
changes in drain voltage. In this case, the drain voltage is fixed. Interestingly, both
graphs in Figure 40 show the same trend, with the κ value decreasing suddenly for
temperatures greater than 60 degrees Celsius. This could be from either the interface
state change that Card first reported, or depletion encroachment on the short devices
due to temperature. Although I cannot completely dismiss the effect of interface
states, these states have significantly less impact on this 350nm process, where the
highest measured κ deviation was less than 2%.
5.2.4 Temperature Independence of σ and gain in subthreshold
The gain in subthreshold was derived in (96) and the equation has no explicit tem-
perature terms, containing only κ and σ. This equation can be rewritten as
∆Vout
∆Vin
= gain = −κ
σ
. (116)
There are two significant terms, κ and σ. κ was previously shown to be robust against
changes in temperature in Figure 36; however, a slight deviation due to depletion en-
croachment was shown in Figure 34(a) for a 300nm FET over temperature. A square
pFET of 2µm in length and width showed no such change in κ over temperature.
The extracted κ value is presented in Figure 36(b).
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Slope of fit is 8.507e−02
diode quality factor is 7.945e−01
























Slope of fit is 4.230e−02
diode quality factor is 1.598e+00
(a) (b)
Figure 39: (a) is minimum measurable current over temperature and line fit from
Card et al. [6]. (b) is the minimum measurable current over temperature from a
nFET device that measured 350nm long by 2um wide on a 350nm process.

































Extracted kappa for 350nm by 2um nFET over temperature with













Figure 40: The extracted κ after subtracting possible diode leakage currents for data
from Card in (a) and from a nFET on a 350nm process in (b).
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A common source amplifier was used to create an inverting amplifier. A charac-
terized pFET was used to set the bias current, Ibias, over temperature. The gain of
the amplifier was then measured over temperature in order to analyze the behavior
of σ with the results reported in Figure 41. In subthreshold, (116) suggests that the
gain is fixed for all values of Ibias; furthermore, it should be fixed for all temperatures.
Figure 41(a) shows the gain for a circuit schematic in the inset of the illustration.
The gain is relatively flat in subthreshold, and then falls off in the above threshold
range; however, the gain still remains high until 3µA. The slight increase in gain with
current is unexpected, as one would expect the gain to decrease or stay flat; however,
it is possible that this increase is due to the diode effects reported in Section 5.2.3.
Even with this unexpected rise, the change in gain is approximately 20 across all
bias ranges for a temperature, and the change across all temperatures is only 30 with
the average gain at about 100. The relative shape of this gain curve applies across
all temperatures. Figure 41(b) reports the maximum gain that is at threshold as
extracted from Figure 41(a). The current ranged from 260nA to 320nA at -20◦C and
80◦C respectively. The figure shows that from 20◦C, the gain increases approximately
by one for every one degree Celsius.
The higher gains seen with temperature are most likely due to increased currents
in the bias transistor from diode leakage. The bias transistor current was calculated
from a measured current for a specific gate voltage. Because the κ and σ have both
been shown to be robust to temperature change through separate measurements,
the increase in the gain is most likely due to a leakage path from the control gate
of the bias transistor that is injecting current through some other current source.
Alternatively, if the bias transistor was actually shorter than expected, the gain could
be seen increasing because of a σ change due to depletion encroachment. I believe
that the devices used for this experiment are both square devices that measured 2µm










































































Figure 41: The gain of a common source amplifier for different values of Ibias over
temperature is reported in (a). The gain changes slightly with bias and temperature.
The change of gain with temperature is no more than a factor of two, and the change
of gain with bias current is of a similar magnitude. The greyed area represents the
range of gain change. For 20◦C, the change in gain is only 20 across this range with an
average gain of about 100, and the shape of the change holds across other temperature
ranges. Note the marked decrease in gain in the above threshold region of operation.
(b) reports the gain at threshold current, which corresponds to maximum gain.
350nm long, it is possible that the increase in gain that is being seen is due to a
decreasing σ as the depletion region encroaches.
5.3 Common Source Temperature Dependence
Assuming that capacitive dividers are effectively constant as in Section 5.2.2, any
change on the gate will be seen directly on the drain. As a thought experiment, (96)
is what is expected for a common-source amplifier as it has a negative gain, which one
would expect to be high. Furthermore, both κ and σ have been shown to have very
little deviation with temperature under the appropriate conditions. One can expect
that this common-source amplifier has a gain that is robust against temperature
change. Revisiting the fact the current is constant through the nFET, the current
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Figure 42: The gain measured for a given bias at temperature.
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Figure 43: The input-output behavior for a common-source amplifier fabricated in
a commercially available 0.5 µm process is shown in (a), where both devices were
2µm square. (b) reports the results for the same device from the high-gain region
for temperatures of 20◦C and 60◦C. A bias voltage exists where the behavior of the
device is temperature independent.




where the thermal voltage is UT = kTq . The saturated current for a single device has
a strong temperature dependence due to the UT term in the exponent; however, the
common-source amplifier circuit has an advantage due to the pFET device because
the temperature dependent terms cancel. The equality is
IthnFET e
ΦSCnFET /UT = IthpFET e
ΦSCpFET /UT , (118)
which reduces to
IthnFET e
ΦSCnFET = IthpFET e
ΦSCpFET , (119)























































































































Figure 44: The gain measured from a common-source amplifier fabricated in a com-
mercially available 350 nm process is shown in (a) with the corresponding voltage gain
in (b). The devices were 2µm square for the purposes of matching. Simulated results
from a commercial available 130 nm process are shown in (c) and (d) using the BSIM
4.4 models supplied with the design kit for devices 390 nm square. Simulation results
for the 350 nm devices with BSIM 3.3f models yielded results that were erroneous
because the subthreshold behavior is not well modeled. One can see that the general
behavior between the fabricated and simulated devices is similar. The gain plot in
(d) shows that the subthreshold devices not only have higher gain with temperature,
they have higher gain than the above-threshold devices.
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In (120), the threshold currents for each of the devices will create an offset to the
current, which will then be seen as an offset where the high-gain region exists, as seen
in Figure 44(c).
5.4 Discussion
The balance of forces approach to subthreshold circuit design works well for describing
the behavior of the source follower and common-source amplifier, even if the descrip-
tion is not completely true to the electrostatics. The form of f1 = f2 has the other
advantage of canceling the explicit temperature terms that results in a form that is
temperature robust. The circuits in application show very little temperature variance
for large devices, where a large device is any device that has a long channel.
The validation of the f1 = f2 was done through common-source amplifiers that
showed that both κ and σ are fixed when normalized for temperature, or when in a
form where the temperature terms cancels out. The common-source amplifiers that
are the basis for this work were fabricated in commercially available 0.5µm and 350nm
processes and simulated at the 130nm node using commercial models. The 0.5µm
common source amplifier that is presented in Figure 43 is temperature robust for a
set of bias voltages near threshold as predicted by (112). For the 350nm process,
the measured threshold voltages over temperature for different drain conditions of
devices 2 µm wide and 300 nm, 350 nm and 2µm in length are shown in Figure 33
(a), (b), and (c) for devices fabricated on a commercial 350 nm process. The minimum
size pFET and long pFET in Figure 33 (b) and (c) both showed a threshold shift
of approximately 1mV per degree Celsius. This linear behavior is what one would
expect from the threshold description of












which is the same as (112) with the explicit temperature dependence of the thermal
voltage. The shorter than minimum size pFET in Figure 33 (a) shows a threshold
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change that is approximately 1mV per degree Celsius at Vds = 100mV , but a different
shift for larger drain voltages. This shift is worth discussion because the threshold
is extracted by fitting the subthreshold region data and the threshold is picked when
the channel current is half diffusion movement. The equation (121) would point
to κ changes as the cause of this shift, but there maybe something in the drain
condition contrary to the assumptions of Fjeldly [13]. Figure 34(b) showed that
the Early voltage for a minimize-sized device did not change when normalized for
temperature, which suggests that the change in channel length over temperature
should be negligible and should not affect κ while in subthreshold. The minimum-
sized and longer devices showed no shift in κ that was measurable over temperature,
showing that charge-sharing from the depletion region at the channel edges has no
significant effect on the channel length, and that the depletion capacitor also does
not produce a significant change in capacitance due to temperature, as expected from
(110) with the dependencies listed in Table 3. The short-channel device showed a
change in κ where the divider strength decreased with temperature which is most
likely due to depletion encroachment. One alternative explanation for a shift in
threshold on the shorter channel devices not following the same trend as longer devices
is that there is an assumption that field lines are all terminated. Consider a device
with fixed ΦSC , the device will have a fixed depletion width at the drain due to the
fixed channel potential, which is the assumption in [13]; however, it may be true that
the relative doping of the 2ϕf in the threshold term is causing a shift due to the ions
available to terminate the field lines in a two dimensional space because the depth of
the depletion from the drain to the bulk is a different width than that of the drain to
channel.
The common source amplifier in Figure 44 showed a change in gain and voltage
offset with temperature. The voltage offset is most likely due to the difference in
shift in threshold current due to changes in the relative doping term between the
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pFET and nFET in (120). The change in gain is slight, and may be due to the 1-D




This work has encompassed subthreshold design and applications with a focus on
the floating-gate transistor. This exploration has included modeling, floating-gate
transistor design and applications, as well as predictions for future device behavior.
The novel contributions of this work are as follows:
• Floating-Gate Inverters: Single and dual floating-gate inverter structures were
design and fabricated to show programmable control of offset and gain.
• Capacitively Coupled CMOS: A modification to the floating-gate inverter that
allows for biases to be programmed by simply coupling into the the gate through
a second control gate without a nFET as a quasi-reset (as in the work by Shibata
et al.)
• Non-programmed Floating-Gate Transistors: The trapped charge on floating-
gate transistors as seen back from fab were characterized to show that non-
uniform charge was stored on the floating gate. These devices could have future
use as crude current biases.
• Passgate Modeling: A model for passgate transistors based upon an effective
mobility was developed that allows for zeroth order analysis of crossbar net-
works.
• Passgates without a Gate-Capacitor: A cross-bar switch matrix for floating-gate
arrays that used above-threshold injection and lacks an explicit gate capacitor
was designed and tested.
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• Estimation of Velocity Boundary: Estimates of the boundary of velocity satu-
ration for the above threshold MOSFET were found to be at 25nm. At lengths
smaller, devices have entered velocity saturation as soon as they enter above
threshold.
• Force Balance Model: The behavior of subthreshold devices was described and
a conjecture was made that structures could be constructed that had behav-
iors robust to changes in temperature. I was shown that source-followers and
common-source amplifiers mathematically and physically are robust to temper-
atures.
The possibility of a future, formal design methodology for temperature robust sub-
threshold circuits is a particularly interesting prospect. This will be particularly
useful for arrays for floating-gate devices used for computation because the devices
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Directed by Professor Jennifer Hasler
The subthreshold region of operation has simple physics which allows for a
balanced-force approach to behavioral modeling that has shown to be robust to tem-
perature, and a model that encapsulates MOSFET behavior across all operational
regions has been developed. The subthreshold region of operation also allows for in-
jection of charge onto floating nodes that allows for persistent storage that can be used
in a variety of applications. The combination of charge storage and device modeling
has allowed for the development of programmable circuits for digital applications.
